Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Improving productivity with FPGA design reuse

Posted: 01 Dec 2000     Print Version  Bookmark and Share

Keywords:fpga  moore law  vc  ip  sli 

This technical article describes the most effective way to fill the productivity gap in silicon integration.

View the PDF document for more information.



Comment on "Improving productivity with FPGA des..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top