Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Packaged FET equivalent circuit model

Posted: 21 Sep 2001     Print Version  Bookmark and Share

Keywords:excelics  fet  transistor  signal analysis  circuit model 

This application note illustrates an approximate circuit model for use with packaged FETs.

View the PDF document for more information.



Comment on "Packaged FET equivalent circuit mode..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top