Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Processors/DSPs
 
 
Processors/DSPs  

Understanding jitter requirements of PLL-based processors

Posted: 01 Jun 2005     Print Version  Bookmark and Share

Keywords:processors 

This app note describes jitter issues of the clock from which PLL-based processors derive timing.

View the PDF document for more information.



Comment on "Understanding jitter requirements of..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top