Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Addressing signal integrity in backplane interconnects

Posted: 18 Jul 2005     Print Version  Bookmark and Share

Keywords:signal integrity  inter-symbol interference  latency  pcb  backplane 

Signal integrity is a basic requirement in deploying higher speed communications links and services

View the PDF document for more information.



Comment on "Addressing signal integrity in backp..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top